

EE105 – Fall 2015
Microelectronic Devices and Circuits
Multi-Stage Amplifiers




Prof. Ming C. Wu

wu@eecs.berkeley.edu

511 Sutardja Dai Hall (SDH)



Terminal Gain and I/O Resistances of MOS Amplifiers

Common Source (CS)	Common Drain (CD)	Common Gate (CG)
 <p>(a)</p>	 <p>(b)</p>	 <p>(c)</p>
$A_{V,t} = -\frac{g_m R_L}{1 + g_m R_S}$ $R_i = \infty$ $R_o = [r_o (1 + g_m R_S)]$ $A_{I,t} = \infty$ <p>Without degeneration: Simply set $R_S = 0$</p>	$A_{V,t} = \frac{R_L}{\frac{1}{g_m} + R_L} \approx 1$ $R_i = \infty$ $R_o = \frac{1}{g_m}$ $A_{I,t} = \infty$	$A_{V,t} = g_m R_L$ $R_i = \frac{1}{g_m}$ $R_o = [r_o (1 + g_m R_S)]$ $A_{I,t} \approx 1$ <p>Handwritten red annotations include a box around the first equation, a box around the second equation, and a box around the third equation. There are also handwritten red arrows and a small circuit diagram showing a voltage divider.</p>

For the gain, R_i , R_o of the whole amplifier, you need to include voltage/current dividers at input and output stages


Summary of MOS Single-Transistor Amplifiers

MOS	Common Source	Common Source with Deg.	Common Drain	Common Gate
R_i	∞	∞	∞	Small A
R_o	Large	Very Large	Small	Large
A_v A	Moderate	Small	~ 1	Moderate
f_H A	Small	Moderate	Large	Large

Gate
Inputs

Single Stage Amplifier Cannot Meet All Requirements

- For example, a general purpose operational amplifier requires
 - High input resistance $\sim 1\text{M}\Omega$ *
 - Low output resistance $\sim 100\Omega$ *
 - High voltage gain $\sim \underline{100,000}$ ✗
- No single transistor amplifier can satisfy all spec's
- Cascading multiple stages of amplifiers offers a path towards the design




Multistage Amplifiers

- Usually


- An input stage to provide required input resistance
- Middle stage(s) to provide gain
- An output stage to provide required output resistance or drive external loads

$$r_i \approx C_{\text{large}} (R_D \parallel r_o)$$



- More gain ! ✓

- Gain/stage limited, especially in nanoscale devices



- Improve Bandwidth ✓


- De-couple high impedance nodes from large capacitors

- DC coupling (no passive elements to block the signal)

- Use amplifiers to naturally “level shift” signal

Impedance “Match”

- On-chip circuits often use “voltage/current” matching to minimize loading
- Keep in mind the input resistance and output resistance of each type of stage so that the loading does not create an undesired effect




	Ideal R_{in}	Ideal R_{out}
Voltage Amplifier $V \rightarrow V$	∞	0
Current Amplifier $I \rightarrow I$	0	∞
Transconductance Amplifier	∞	∞
Transresistance Amplifier	0	0

$V \rightarrow I$
 $I \rightarrow V$

opposite

Two-Stage Voltage Amplifier


- Boost gain by cascading Common-Source stages



Can combine into a single 2-port model

Results of new 2-port: $R_{in} = R_{in1}$, $R_{out} = R_{out2}$

CS Cascade Analysis



Results of new 2-port:


$$R_{in} = R_{in1} = \infty$$

$$R_{out} = R_{out2} = r_o || r_{oc}$$

$$\underline{A_V} = v_{out}/v_{in} = \frac{V_{int}}{V_{in}} \cdot \frac{V_{out}}{V_{int}} = (-g_{m1} \cdot (r_o || r_{oc})) \cdot (-g_{m2} \cdot (r_o || r_{oc}))$$

$$= g_{m1} g_{m2} (r_o || r_{oc})^2$$

CS Cascade Bandwidth



$$C_m = \frac{C_{gd}(1-A)}{C_T = C_{gs} + \frac{C_m}{A}}$$

$A = -g_m(r_o || r_{oc})$


Two time constants:

$$\tau_1 = (C_{gs} + C_m) \cdot (r_o || r_{oc}) \cdot \tau_1$$


$$\tau_2 = \dots$$

Bandwidth Extension

- Common Source stage has high gain, but low bandwidth
- Note that Miller effect is the culprit
- Follower stage can buffer source resistance from Miller cap



Bandwidth Extension Using Source Follower (SF)




$$\frac{V_{out}}{V_{in}} = \frac{V_{int}}{V_{in}} \cdot \frac{V_{int2}}{V_{int}} \cdot \frac{V_{out}}{V_{int2}} = -g_{m1}(r_o || r_{oc}) \cdot g_{m2}(r_o || r_{oc})$$

$$= g_{m1} g_{m2} (r_o || r_{oc})^2 \quad \& \text{ unchanged.}$$

$$\tau_1 = (r_o || r_{oc}) \cdot (C_{gs} + C_{m}).$$


$$\tau_2 = \frac{1}{g_{m1}} \left(C_{gs} + \frac{C_{gd} (1 + g_{m2} (r_o || r_{oc}))}{C_m} \right).$$

CS Example with Cap Load



- C_{in} and C_s are very large, therefore they look like short circuits to the AC signal.
- If C_L is very large, its pole dominates, let's analyze


CS with Cap Load – Small Signal



$$\tau_1 = (R_1 // R_2) (C_{gs} + C_m) \quad \tau_2 = C_L (r_o // R_D)$$


- What are the time constants associated with the capacitors in this circuit?
- What can we do if we have to drive a large C_L ?

CS with Cap Load – Bandwidth



- How can we reduce the impact of C_L ?
- One way is to reduce the resistance R_d , but this reduces our low-frequency gain
- To recover the gain we can increase g_{m1} .
What does this cost us?


CS with Cap Load – BW Extension



- A better way to extend the bandwidth is to add a source-follower stage.

- Similar to previous example

CS with Cap Load – BW Extension




$$\tau_2 = C_L \cdot \frac{1}{g_{m2}}$$

- By adding a CD (Source Follower) we can increase the bandwidth
- It costs us power for the CD stage
- Remember that increasing the BW by increasing g_{m1} costs us much more

CS + CG \approx Cascode

- Common source provides gain, CG acts as a buffer, but is it even helping?
- How do you bias this circuit?




High R_{out} .

Headroom problems.

Merged CS + CG = Cascode

- Let's apply 2-port small-signal analysis




$$g_{m1} \cdot (R_D \parallel (r_o + g_{m1} r_o R_s))$$

- In this case, we care about the *input current* to the second stage
- Note that the input resistance of the CG is low, therefore the majority of the CS current is fed to the CG

$$A_v = \frac{V_{out}}{V_{in}} = \frac{i_{in}}{V_{in}} \cdot \frac{V_{out}}{i_{in}} = g_m \cdot R_{out}$$


Cascode Bandwidth

- Draw in the C_{gs} and C_{gd} capacitors.
- Which ones are Miller effected?
- Is this better or worse than a CS without a CG?



Cascode Bandwidth

- Draw in the capacitors and input resistance




$$C_M = C_{gd} (1 + A)$$

$$= C_{gd} (1 + g_{m1} (r_o || \frac{1}{g_{m2}}))$$

$$= C_{gd} (1 + \frac{g_{m1}}{g_{m2}}) \approx \underline{\underline{2 \cdot C_{gd}}}$$

Cascode Biasing

- CG has a very large output resistance
- Loading it with R_D is likely to reduce the voltage gain
- We can increase the gain by using a current source load, but r_{oc} needs to be very large. Can use a cascode current mirror!




Head room
issues

Complete Amplifier Design

Goals: $g_{m1} = 1 \text{ mS}$, $R_{out} = 5 \text{ M}\Omega$

For simplicity, let's assume all g_m and r_o values are equal



$$A_v \approx -g_{m1} R_{out} = -1 \text{ mS} * 5 \text{ M}\Omega = -5,000$$

$$R_{out} \approx \frac{1}{2} g_m r_o^2 = 5 \text{ M}\Omega$$

$$r_o = \sqrt{\frac{20 \text{ M}\Omega}{g_m}} = \sqrt{\frac{10 \text{ M}\Omega}{1 \text{ mS}}} = 100 \text{ k}\Omega$$


$$A_v = g_{m1} \cdot R_{out} = g_{m1} g_{m2} R_{out}^2$$

Bias Current & Device Sizing

Need to know process parameters to solve for W/L

$$k' = 100 \mu\text{A}/\text{V}^2$$

$$\lambda = 0.1 [\text{V}^{-1}]$$



$$r_o = \frac{1}{\lambda I_{DS}} = 100k\Omega$$

$$I_{DS} = \frac{1}{.1\text{V}^{-1} * 100k\Omega} = 100\mu\text{A}$$

$$g_m = \sqrt{2k' \left(\frac{W}{L} \right) I_{DS}} = 1\text{mS}$$


$$\frac{W}{L} = \frac{g_m^2}{2k' I_{DS}} = \frac{(1\text{mS})^2}{2 * 100\mu * 100\mu\text{A}} = 50$$

Output (Voltage) Swing

Need to know $V_{GS} - V_T$ (e.g. V_{DSAT} , V_{OV})

$$g_m = \frac{2I_{DS}}{V_{GS} - V_T} = 1mS$$

$$V_{GS} - V_T = \frac{2I_{DS}}{g_m} = \frac{2 * 100\mu A}{1mS} = 0.2V$$



Maximum $V_{OUT} = V_{DD} - 2V_{DSAT} = 4.6$

Minimum $V_{OUT} = 0.4V$.

Input Bias $V_{IN} \leq 0.7V$.